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ABS TRACT 
An algorithm has been developed which detects, isolates, and accommodates 
sensor failures using analytical redundancy. The performance of this 
algorithm has been demonstrated on a full-scale FlOO turbofan engine. 
algorithm has been implemented in real-time on a microprocessor-based controls 
The 
computer which includes parallel processing and high order language 
programming. Parallel processing was used to achieve the required 
computational power for the real-time implementation. High order language 
programming was used in order to reduce the programming and maintenance costs 
of the algorithm implementation software. 
combined with an existing multivariable control algorithm to give a complete 
control implementation with sensor analytical redundancy. This paper 
describes the real-time microprocessor implementation of the algorithm which 
resulted in the successful completion of the algori thm engine demonstration. 
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INTRODUCTION 
The objective of the Advanced Detection, Isolation, and Accommodation 
(ADIA) program is to improve the overall demonstrated reliability of digital 
electronic control systems for turbine engines. Although hydromechanical 
implementations of turbine engine control systems have matured into highly 
reliable units, there i s  a trend towards increased engine complexity in order 
to meet ever increasing engine performance requirements. Consequently, the 
engine control has become increasingly complex. Because of this complexity 
trend and the revolution in digital electronics, the control has evolved from 
a hydromechanical to a full authority digital electronic control (FADEC) 
implementation. These FADEC type controls must demonstrate the same or 
improved levels of reliability as their hydromechanical predecessors. 
In an effort to improve the overall reliability of the digital electronic 
control system, various redundancy management techniques have been applied to 
both the total control system and to individual components. Studies have 
shown that the least reliable of the control system components are the engine 
sens0rs.l In fact some type of sensor redundancy will be required to achieve 
adequate control system reliability. One important type is analytical 
redundancy which uses a mathematical model to generate redundant information 
that can be compared to measured information to detect failures. Analytically 
redundant systems can have cost and weight savings over systems that use 
hardware redundancy. 
Considerable progress has been made in the application of analytical 
redundancy to improve turbine engine control system reliability. Reference 2 
surveys these accomplishments and defines several technology needs. These 
needs include (1) the ability to detect soft failures over a wide range o f  
operating conditions, ( 2 )  real-time implementations of algorithms capable of 
detecting soft failures, ( 3 )  a comparison of algorithm complexity versus 
performance, and ( 4 )  a full scale demonstration of a soft failure detection 
capability. The ADIA program addresses all of these technology needs. 
d e ~ e l o p m e n t , 3 , ~  The ADIA program is organized into four phases: 
implementation,5 evaluation,6 and demonstration. 
ADIA algorithm was designed using advanced filtering and detection 
methodologies. In the implementation phase this advanced algorithm was 
implemented in microprocessor based hardware. A parallel computer architecture 
(three processors) was used to allow the algorithm t o  execute in a time frame 
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In the development phase the 
c o n s i s t e n t  w i t h  s t a b l e ,  r e a l - t i m e  o p e r a t i o n .  I n  t h e  e v a l u a t i o n  phase t h e  
advanced a l g o r i t h m  and i t s  imp lemen ta t i on  w e r e  eva lua ted  a g a i n s t  a r e a l - t i m e  
h y b r i d  s i m u l a t i o n  o f  t h e  F l O O  eng ine .  Most r e c e n t l y ,  t he  a l g o r i t h m  and i t s  
imp lementa t ion  have been demonstrated w i t h  a f u l l  sca le  FlOO engine i n  t h e  
NASA Lewis P r o p u l s i o n  Sys tems  L a b o r a t o r y .  The o b j e c t i v e  o f  t h i s  demons t ra t i on  
phase was t o  engine t e s t  t h e  per formance o f  t he  A D I A  a l g o r i t h m  on r e a l i s t i c  
hardware over  a s u b s t a n t i a l  p o r t i o n  o f  t h e  F l O O  engine f l i g h t  o p e r a t i n g  
envelope.  Th is  paper desc r ibes  t h e  imp lemen ta t i on  of t he  a l g o r i t h m  used t o  
accompl ish t h i s  engine demons t ra t i on .  
demonst ra t ion  a r e  g i v e n  i n  R e f s .  7 and 8 .  
D e t a i l e d  r e s u l t s  o f  t h e  eng ine  
Th is  paper c o n t a i n s  a d e s c r i p t i o n  o f  t h e  t e s t  bed s y s t e m  used i n  t h e  
engine demons t ra t i on ,  d e s c r i p t i o n s  o f  t h e  FlOO m u l t i v a r i a b l e  c o n t r o l  a l g o r i t h m  
and the  A D I A  a l g o r i t h m ,  and a d e s c r i p t i o n  o f  t he  imp lemen ta t i on  hardware and 
sof tware used fo r  t h e  engine demons t ra t i on .  
A D I A  program a re  summarized, w i t h  recommendations g i v e n  f o r  f u t u r e  
i mpl emen t a t  i on work. 
The imp lemen ta t i on  aspec ts  o f  t h e  
DEMONSTRATION TEST BED 
The engine demons t ra t i on  o f  the  A D I A  a l g o r i t h m  was c a r r i e d  o u t  on t h e  
t e s t  bed shown i n  F i g .  1 .  The t e s t  bed c o n s i s t s  o f  the  F l O O  Engine System, 
t h e  C o n t r o l s  Microcomputer  S y s t e m  c o n t a i n i n g  t h e  m u l t i v a r i a b l e  c o n t r o l  and t h e  
A D I A  a l g o r i t h m ,  t h e  Sensor F a i l u r e  S i m u l a t o r ,  and the  F l O O  S i m p l i f i e d  Engine 
S i  mu1 a t o r .  
The Engine System c o n s i s t s  o f  t h e  F l O O  t u r b o f a n  eng ine ,  t h e  a c t u a t o r s ,  
and t h e  sensors.  The F l O O  eng ine  i s  a h i g h  per formance,  low bypass r a t i o ,  
t w i n  spool t u r b o f a n  eng ine .  The eng ine  has f o u r  c o n t r o l l e d  i n p u t s ,  f i v e  
engine o u t p u t s ,  and f o u r  env i ronmenta l  v a r i a b l e s .  These v a r i a b l e s  a r e  de f i ned  
as follows: 
3: 
n n a i n e  O u m t s .  Z Sensed E n v i  ronmental V a r i a b l e s .  & 
PO Ambient ( s t a t i c )  p r e s s u r e  
PT2 Fan i n l e t  ( t o t a l )  p r e s s u r e  
‘0- N1 E n S : d p e k  
c o n t r o l l e d  Enaine I n D u t s .  U 
WF Main combustor f u e l  f l o w  
AJ Exhaust n o z z l e  a r e a  N2 Compressor speed 
CIW Compressor i n l e t  v a r i a b l e  vanes PT4 B u r n e r  p r e s s u r e  T T 2  Fan i n l e t  t e m p e r a t u r e  
RCW Rear  compressor v a r i a b l e  vanes Pr6 Exhaust n o z z l e  p r e s s u r e  TT25 Compressor i n l e t  temperature  
F T I T  Fan t u r b i n e  i n l e t  t e m p e r a t u r e  
S t r i c t l y  speaking,  TT25 i s  an eng ine  o u t p u t  v a r i a b l e .  However, s i n c e  TT25 i s  
used o n l y  as a schedu l i ng  v a r i a b l e  i n  t h e  c o n t r o l  ( l i k e  TT2), i t  i s  cons ide red  
an env i ronmenta l  v a r i a b l e  and i s  n o t  covered by t h e  A D I A  l o g i c .  
The C o n t r o l ,  I n t e r f a c e ,  and M o n i t o r i n g  ( C I M )  U n i t 9  ( F i g .  2 )  c o n t a i n s  the  
microcomputer  used t o  implement t h e  a l g o r i t h m  i n  r e a l - t i m e .  The C I M  U n i t  was 
des igned and f a b r i c a t e d  t o  p r o v i d e  an e f f e c t i v e  means o f  imp lement ing  c o n t r o l  
a l g o r i t h m s  f o r  research  i n  r e a l  t i m e  u s i n g  r e a l i s t i c  hardware, t h a t  i s ,  
microcomputer hardware s i m i l a r  t o  t h a t  which would be used t o  b u i l d  a c t u a l  
engine c o n t r o l  s y s t e m s .  I n  a d d i t i o n  t o  t h e  controls microcomputer, t h e  CIM 
U n i t  a l s o  c o n t a i n s  hardware t o  p r o v i d e  a f l e x i b l e  i n t e r f a c e  t o  and f r o m  the  
eng ine .  Th is  i n t e r f a c e  c o n s i s t s  of c a b l i n g ,  a p a t c h i n g  system, s i g n a l  
c o n d i t i o n i n g ,  and connec to rs .  A m o n i t o r i n g  system i n  t h e  C I M  U n i t  a l l o w s  the  
s i g n a l s  between t h e  microcomputer  and t h e  c o n t r o l l e d  eng ine  t o  be examined. 
The Sensor F a i l u r e  S i m u l a t o r l o  (SFS) p r o v i d e s  an e f f i c i e n t  means o f  
m o d i f y i n g  engine sensor s i g n a l s  t o  s i m u l a t e  sensor f a i l u r e s .  The SFS u n i t  
c o n s i s t s  o f  a persona l  computer d r i v i n g  d i s c r e t e  ana log  hardware.  The 
persona l  computer a l l o w s  a menu-dr iven, top-down approach t o  f a i l u r e  s c e n a r i o  
c r e a t i o n ,  r e t r i e v a l ,  e d i t i n g ,  and e x e c u t i o n .  A f a i l u r e  s c e n a r i o  c o n s i s t s  of 
the  sensor channe l (s1  t o  be f a i l e d ,  t h e  f a i l u r e  mode(s> f o r  each channe l ,  and 
the  t i m e  a t  which the  f a i l u r e  occu rs  f o r  each channe l .  The S F S  a l l o w s  
complete and r e p e a t a b l e  c o n t r o l  o v e r  t h e  f a i l u r e  s i z e  and the  t i m i n g  o f  
f a i l u r e  i n j e c t i o n .  
The F l O O  S i m p l i f i e d  Engine S i m u l a t o r l l  i s  used t o  v a l i d a t e  changes made 
t o  t h e  c o n t r o l s  microcomputer  so f tware .  The s i m u l a t o r  i s  microprocessor-based 
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and uses hardware and s o f t w a r e  s i m i l a r  t o  t h a t  used fo r  t h e  A D I A  r e a l - t i m e  
imp lementa t ion .  D u r i n g  t h e  eng ine  demons t ra t i on ,  a l l  changes t o  t h e  a l g o r i t h m  
so f tware  w e r e  t e s t e d  w i t h  t h e  S i m p l i f i e d  Engine S i m u l a t o r  i n  o r d e r  t o  v a l i d a t e  
changes t o  t h e  sof tware w i t h o u t  compromising t h e  s a f e t y  o f  t he  eng ine .  The 
eng ine  s i m u l a t o r  was a l s o  used d u r i n g  engine t e s t i n g  t o  s i m u l a t e  t h e  engine 
a c t u a t o r s ,  so t h a t  a c t u a t o r  f a i l u r e s  c o u l d  be d e t e c t e d .  
FlOO MULTIVARIABLE CONTROL 
The m u l t i v a r i a b l e  c o n t r o l  (MVC) system shown i n  F i g .  3 i s  essent  
model f o l l o w i n g ,  proportional-plus-integral c o n t r o l .  The MVC c o n t r o l  
p r e v i o u s l y  demonstrated i n  an a l t i t u d e  t e s t  o f  an F l O O  e n g i n e . l 3  The 
components o f  the  c o n t r o l  a r e  the  r e f e r e n c e  p o i n t  schedules and t r a n s  
a l l y  a 
2 was 
t i o n  
c o n t r o l ,  t he  p r o p o r t i o n a l  c o n t r o l  l o g i c ,  t he  i n t e g r a l  c o n t r o l  l o g i c ,  and t h e  
eng ine  p r o t e c t i o n  l o g i c .  The r e f e r e n c e  p o i n t  schedules genera te  a d e s i r e d  
eng ine  o p e r a t i n g  p o i n t  i n  response t o  t h e  p i l o t ' s  t h r u s t  command (PLA) and 
sensed engine env i ronment .  The t r a n s i t i o n  c o n t r o l  genera tes  r a t e  l i m i t e d  
command t r a j e c t o r i e s  f o r  smooth t r a n s i t i o n  between s teady -s ta te  o p e r a t i n g  
p o i n t s .  The p r o p o r t i o n a l  and i n t e g r a l  c o n t r o l  l o g i c  m in im ize  t r a n s i e n t  and 
s teady -s ta te  d e v i a t i o n s  from t h e  commanded t r a j e c t o r i e s .  The eng ine  
p r o t e c t i o n  l o g i c  l i m i t s  t he  s i z e  o f  t h e  commanded e n g i n e  i n p u t s .  The normal 
c o n t r o l  mode i n  the  MVC l o g i c  uses f u e l  f low t o  s e t  eng ine  f a n  speed and 
nozz le  a rea  t o  s e t  n o z z l e  p r e s s u r e  (eng ine  p ressu re  r a t i o ) .  However, a t  those 
c o n d i t i o n s  where l i m i t i n g  i s  r e q u i r e d ,  f u e l  f l o w  can be used t o  l i m i t  t h e  
maximum F T I T ,  t h e  maximum PT4, o r  t h e  minimum PT4. 
A D I A  A l g o r i t h m  D e s c r i p t i o n  
The A D I A  a l g o r i t h m  d e t e c t s ,  i s o l a t e s ,  and accommodates sensor  f a i l u r e s  i n  
an FlOO t u r b o f a n  engine c o n t r o l  s y s t e m .  The a l g o r i t h m  i n c o r p o r a t e s  advanced 
f i l t e r i n g  and d e t e c t i o n  l o g i c  and i s  genera l  enough to  be a p p l i e d  to  d i f f e r e n t  
engines or o t h e r  types  o f  c o n t r o l  s y s t e m s .  The a l g o r i t h m  d e t e c t s  two c lasses  
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of sensor failures, hard and soft. Hard failures are defined as out-of-range 
or large bias errors that occur instantaneously in the sensed values. Soft 
failures are defined as small bias errors or 
relatively slowly with time. The ADIA algor 
elements: (1) hard sensor failure detection 
sensor failure detection and isolation logic 
( 4 )  the interface switch matrix. 
thm (Fig. 3 )  consists 
and isolation logic; 
( 3 )  an accommodation 
of 
drift errors that increase 
four 
2 )  soft 
fi ter; and 
In the normal or unfailed mode of operation, the accommodation filter 
uses the full set of engine measurements to generate a set of optimal 
estimates of the measurements. These estimates (Z(t>> are used by the control 
A 
law. When a sensor failure occurs, the detection logic determines that a 
failure has occurred. The isolation logic then determines which sensor i s  
faulty. This structural information is passed to the accommodation filter. 
The accommodation filter then removes the faulty measurement from further 
consideration. The accommodation filter, however, continues to generate the 
full set of optimal estimates for the control. Thus the control mode does not 
have to restructure for any sensor failure. The ADIA algorithm inputs as 
shown in Fig. 3 are the sensed engine output variables, Zm(t>, the sensed 
engine environmental variables, Em(t), and the sensed engine input variables, 
Um(t>. The outputs of the algorithm, the estimates, Z(t>, of the measured 
engine outputs, Zm(t>, are used as input to the proportional part of the 
control. During normal mode operation, engine measurements are used in the 
A 
integral control t o  ensure accurate steady-state operation. When a sensor 
failure is accommodated, the measurement in the integral control is replaced 
with the corresponding accommodation filter estimate by reconfiguring the 
interface switch matrix. 
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Accommodation f i l t e r .  - The accommodation f i l t e r  i n c o r p o r a t e s  an eng ine  
model a long  w i t h  a Kalman g a i n  update t o  genera te  es t ima tes  o f  the  engine 
s t a t e s  X and t h e  eng ine  o u t p u t s  Z as fol lows. 
n A 
A A 
A 
c = Z  - z  m 
( 1  1 
( 2 )  
( 3 )  
H e r e  t h e  s u b s c r i p t  b r e p r e s e n t s  the  base p o i n t  ( s t e a d y - s t a t e  engine 
o p e r a t i n g  p o i n t )  and X i s  t h e  4 by 1 model s t a t e  v e c t o r ,  Um i s  t h e  4 by 
1 sensed c o n t r o l  v e c t o r ,  and Zm i s  t h e  5 by 1 sensed o u t p u t  v e c t o r .  The 
m a t r i x  K i s  t h e  Kalman g a i n  m a t r i x  and E i s  t h e  r e s i d u a l  v e c t o r .  The F, 
G,  H, and D m a t r i c e s  a r e  t h e  a p p r o p r i a t e l y  dimensioned s y s t e m  m a t r i c e s .  
T h e i r  i n d i v i d u a l  m a t r i x  e lements a l o n g  w i t h  those o f  K a r e  c o r r e c t e d  by t h e  
eng ine  i n l e t  c o n d i t i o n s  Em and scheduled as n o n l i n e a r  f u n c t i o n s  o f  Zb.4 An 
improvement t h a t  was added t o  t h e  accommodation f i l t e r  was t h e  i n c o r p o r a t i o n  
of i n t e g r a l  a c t i o n  t o  improve s teady -s ta te  accuracy  o f  t h e  F T I T  e s t i m a t e  Zg.  
n 
One i m p o r t a n t  eng ine  c o n t r o l  mode i s  t h e  l i m i t i n g  o f  F T I T  a t  h i g h  power 
o p e r a t i o n .  Because t h e  F T I T  sensor i s  r e l a t i v e l y  s low,  c o n t r o l  a c t i o n  i s  
based upon t h e  d y n a m i c a l l y  f a s t e r  F T I T  e s t i m a t e .  Because t h e  F T I T  l i m i t i n g  
c o n t r o l  has i n t e g r a l  a c t i o n ,  a h i g h  degree o f  s teady -s ta te  accuracy  i n  t h e  
F T I T  e s t i m a t e  i s  r e q u i r e d  t o  ensure s a t i s f a c t o r y  c o n t r o l .  Th i s  accuracy  i s  
accompl ished by augment ing t h e  f i l t e r  w i t h  t h e  f o l l o w i n g  a d d i t i o n a l  s t a t e  and 
o u t p u t  equa t ions  
db dt = K6& 
F T I T  = Z 5  + b 
n 
where K6 i s  a g a i n  m a t r i x ,  b i s  t h e  tempera ture  b i a s ,  and Zg i s  t h e  
( 4 )  
( 5 )  
unb iased tempera ture  e s t i m a t e .  The a d d i t i o n  o f  these dynamics, w h i l e  improv ing  
7 
are 
1 09 
is 
FTIT estimation accuracy, results in a larger minimum detectable FTIT drift 
failure rate. This filter structure, which includes the FTIT bias state, is 
the structure used in the accommodation filter and all the hypothesis filters 
used in the soft detection and isolation logic. 
Reconfiguration of the accommodation filter after the detection and 
isolation of a sensor failure is accomplished by forcing the appropriate 
residual element to zero. For example, if a compressor speed sensor failure 
( N 2 )  has been isolated, the effect of reconfiguration is to force € 2  = 0. 
This is equivalent to setting sensed N2 equal to the estimate o f  N 2  
generated by the fi 1 ter. 
are used in the hard failure detection logic. 
The residual s generated by the accommodation fi 1 ter 
Hard failure detection and isolation loqic. - The hard sensor failure 
detection and isolation logic is straightforward. To accomplish hard failure 
detection and isolation the absolute value of each component of the residual 
vector is compared to its own threshold. If the residual absolute value is 
greater than the threshold, then a failure is detected and isolated for the 
sensor corresponding to the residual element. Threshold sizes are initially 
determined from the standard deviation of the noise on the sensors. These 
standard deviation magnitudes are then increased to account for modeling 
errors in the accommodation filter. The hard detection threshold values are 
twice the magnitude of these adjusted standard deviations. These magnitudes 
summarized in Table 1 .  
Soft failure detection and isolation logic. - The soft failure detection 
c (Fig. 4 )  consists of mul t ip le -hypothes is -based testing. Each hypothesis 
mplemented using a Kalman filter. A total of s i x  hypothesis filters are 
shown, one for normal mode operation (Ho) and five for the failure modes (one 
for each engine output sensor, Hi to H5). 
filter is identical to the accommodation filter. However, each hypothesis 
The structure for each hypothesis 
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filter uses a different set of measurements. For example the first hypothesis 
filter (Hi) uses all of the sensed engine outputs except the first, N1. 
second uses all of the sensed outputs except the second, N2, and so on. Thus, 
each hypothesis filter generates a unique residual vector, “1 .  From this 
residual each hypothesis filter generates a statistic or likelihood based upon 
a weighted sum of squared residuals (WSSR). 
The 
Assuming Gaussian sensor noise, 
each sample of Ej has a certain likelihood or probability 
-WSSRi 
Li = P.(E~) = ke 
1 
where k is a constant and WSSRi = e!C-l, where T is matrix transposition 
and 1 = diag(o:). 
1 i 
The oi are the adjusted standard deviations defined in Table 1 .  These 
standard deviation values scale the residuals to dimensionless quantities that 
can be summed to form a WSSR. The WSSR statistic is smoothed to remove gross 
noise effects by a first order lag with a time constant of 0.1 sec. 
of the ratio of each hypothesis likelihood to the normal mode likelihood is 
calculated. 
The log 
Mathematically, when the log of the ratio of likelihoods is 
taken, then 
LRi = log($) = WSSRO - WSSRi ( 7 )  
If the maximum log likelihood ratio exceeds the soft failure detection and 
isolation threshold, then a failure is detected and isolated and accommodation 
occurs. I f  a sensor failure has occurred in N1 for example, all of the 
hypothesis filters except H1 will be corrupted by the faulty information. 
Thus each of the corresponding like ihoods will be small except for LR1. 
Thus, LR1 will be the maximum and t will be compared to the threshold to 
detect the failure. 
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Adaptive threshold. - Initially, the soft failure detection/isolation 
threshold was determined by standard statistical analysis of the residuals to 
set the confidence level of false alarms and missed detections. The threshold 
was then modified to account for modeling error. It was soon apparent from 
initial evaluation studies that transient modeling error was dominant in 
determining the fixed threshold level. It was also clear that this threshold 
was too large for desirable steady-state operation. Thus, an adaptive 
threshold was incorporated to make the algorithm more robust to transient 
modeling error while maintaining steady-state performance. 
The adaptive threshold defined as 
dT 
dt Mtran - EXP t rEXP = 
was heuristically determined and consists of two parts. One part, I'iss, is 
the steady-state detection/isolation threshold which accounts for steady- 
state, or low frequency modeling error. The second part, rEXP, accounts for 
the transient, or high frequency modeling error. 
triggered by an internal control system variable, Mtran, which is indicative 
of transient operation. The values of Tiss, 2 ,  and Mtran were found by 
experimentation to minimize false alarms during transients. When the engine 
experiences a transient, Mtran is set to 4.5, otherwise it i s  0. The 
threshold time constant T = 2 sec. The adaptive threshold expansion logic 
enabled riss 
in an 80 percent reduction in the detection/isolation threshold 
adaptive threshold logic is illustrated in Fig. 5 for a PLA pulse transient. 
The adaptive threshold is 
to be reduced to 40 percent of its original value which results 
r f .  The 
Failure accommodation. - For accommodation two separate steps are taken. 
First, all seven of the filters (the accommodation filter and the six 
hypothesis filters) are reconfigured (the appropriate residual in each filter 
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is forced to zero) to account for the detected failure mode. Second, i f  a 
soft failure was detected, the states and estimates of all seven filters are 
updated to the values of the hypothesis filter which corresponds to the failed 
sensor. 
MICROCOMPUTER IMPLEMENTATION 
The objective of the real-time implementation of the algorithm was to 
allow a demonstration o f  the algorithm with a full scale engine using hardware 
and software typical of that to be used in next generation turbofan engine 
controls. The MVC-ADIA implementation has several distinct hardware and 
software features. Three CPU's are used, operating in parallel. The software 
which implements the ADIA algorithm uses floating-point arithmetic. In 
addition, the ADIA software i s  coded almost entirely in the application 
language, FORTRAN. The FORTRAN subroutines have been optimized to execute in 
real time. Only the schedules used to generate the engine model basepoints 
and table look-up routines within the ADIA algorithm are coded in assembly 
1 anguage. 
Controls Microcomputer Hardware/Software Design 
Implementing the MVC-ADIA algorithm required integrating the ADIA 
algorithm with the existing microcomputer implementation o f  the FlOO 
multivariable control (MVC). The update interval of the microprocessor-based 
MVC implementation was 22 msec. The F l O O  engine system dynamics required that 
the combined MVC-ADIA algorithm update interval be 40 msec or less. The 
resulting control microcomputer, based on the Intel 80186 microprocessor 
architecture, used multiple processors operating in parallel to satisfy the 
update interval requirement. 
The software for the combined MVC-ADIA algorithm was partitioned so that 
the A D I A  software ran on a second CPU while the MVC algorithm ran on the 
first. Because the soft-failure isolation logic required a significant amount 
1 1  
o f  p r o c e s s i n g  t ime,  a t h  
l o g i c  i n  p a r a l l e l .  Data 
memory, and synch ron iza t  
The f e a t u r e s  o f  the Mono 
a r e  shown i n  Table 2 .  
Each o f  these CPU's 
second ( M I P S ) ,  such t h a t  
r d  CPU was added t o  implement the  soft i s o l a t i o n  
were t r a n s f e r r e d  between CPU's through d u a l - p o r t e d  
on between CPU's was achieved through i n t e r r u p t s .  
i t h i c  Systems MSC 8186 s ing le -board  computers used 
p r o v i d e s  approx ima te l y  0.7 m i l l i o n  i n s t r u c t i o n s  pe r  
t h e  t h r e e  processors  combined p r o v i d e  on the  o r d e r  o f  
2 M I P S .  These t h r e e  CPU's a r e  con ta ined  i n  an 18 s l o t  M u l t i b u s  c h a s s i s .  The 
r e s u l t i n g  hardware c o n f i g u r a t i o n  i s  shown i n  F i g .  6 .  I n  a d d i t i o n  t o  t h e  CPU's, 
t he  chass i s  a l s o  c o n t a i n s  a f l o p p y  d i s k  c o n t r o l l e r ,  a g raph ics  i n t e r f a c e ,  and 
b o t h  ana log  and d i g i t a l  i n p u t / o u t p u t  boards.  
The r e l a t i v e  t i m i n g  f o r  the  t h r e e  CPU's i s  shown i n  F i g .  7 .  The arrows 
i n  t h e  f i g u r e  r e p r e s e n t  i n t e r r u p t s .  
i n t e r v a l  t i m e r  i n t e r r u p t  t o  CPU 1 .  CPU 1 then  samples a l l  t h e  a l g o r i t h m  
i n p u t s .  The measurements r e q u i r e d  for t h e  a l g o r i t h m  on CPU's 2 and 3 a r e  then 
conver ted  by  CPU 1 t o  f l o a t i n g  p o i n t  numbers and t r a n s f e r r e d  to  CPU 2 w i t h  an 
i n t e r r u p t  t o  i n d i c a t e  t h a t  t h e  a l g o r i t h m  i n p u t s  a r e  now a v a i l a b l e .  CPU 1 then  
computes t h e  p a r t s  o f  t h e  MVC a l g o r i t h m  t h a t  a r e  n o t  dependent on the  o u t p u t s  
o f  the  A D I A  a l g o r i t h m ,  t h a t  i s ,  t h e  r e f e r e n c e  p o i n t  schedules and t r a n s i t i o n  
c o n t r o l .  C o n c u r r e n t l y ,  CPU 2 uses t h e  a l g o r i t h m  i n p u t s  t o  compute t h e  eng ine  
model m a t r i c e s  and b a s e p o i n t s ,  and t h e  Kalman g a i n  m a t r i x .  Th i s  i n f o r m a t i o n  
i s  then  passed t o  CPU 3,  w i t h  an i n t e r r u p t  t o  i n d i c a t e  the  i n f o r m a t i o n  i s  
a v a i l a b l e ,  f o r  use i n  t h e  so f t  f a i l u r e  i s o l a t i o n  l o g i c .  The s o f t  f a i l u r e  
i s o l a t i o n  l o g i c  computes th rough  t h e  remainder  of t h e  c u r r e n t  update i n t e r v a l  
and i n t o  t h e  n e x t .  Any so f t  i s o l a t i o n  i n f o r m a t i o n  t h a t  r e s u l t s  i s  then  
t r a n s f e r r e d  from CPU 3 t o  CPU 2. CPU 2 per fo rms t h e  ha rd  f a i l u r e  d e t e c t i o n  
and accommodation f i l t e r  computa t ions  u s i n g  t h e  i s o l a t i o n  i n f o r m a t i o n  i f  
needed. An i n t e r r u p t  i s  t hen  s e n t  from CPU 2 to  CPU 1 i n d i c a t i n g  t h e  A D I A  
The f irst event  t o  occur  i s  an update 
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c a l c u l a t i o n s  a r e  completed.  CPU 1 reads the  r e s u l t i n g  A D I A  o u t p u t s ,  f i n i s h e s  
t h e  MVC c a l c u l a t i o n s ,  and sends the  c o n t r o l l e d  v a r i a b l e s  t o  the  engine 
a c t u a t o r s .  L a s t l y ,  CPU 2 c a l c u l a t e s  a l t i t u d e  and Mach number f r o m  the  engine 
env i ronmenta l  v a r i a b l e s  f o r  use d u r i n g  the  n e x t  update i n t e r v a l .  
The M i  c r o c o n t r o l  1 e r  I n t e r a c t i v e  Data System ( M I N D S ) ,  used f o r  d a t a  
a c q u i s i t i o n ,  runs  i n  t h e  spare t ime on CPU 1 ( F i g .  7 ) .  The MINDS package has 
b o t h  s teady -s ta te  and t r a n s i e n t  d a t a - t a k i n g  c a p a b i l i t i e s  and can access any 
v a r i a b l e  i n  the  MVC or A D I A  a l g o r i t h m  fo r  d i s p l a y  o r  p l o t t i n g .  
Imp lementa t ion  Languages 
The MVC i s  implemented i n  f i x e d - p o i n t  assembly language on CPU 1 .  Nhen 
t h e  MVC was o r i g i n a l l y  implemented on a microcomputer  3 years  p r i o r  to  the  
A D I A  imp 
a r i  thmet  
Wi th  t h e  
t h i s  cas 
c o n t r o l  s 
ementa t ion ,  assembly language programming u s i n g  f i x e d - p o i n t  
c was necessary t o  achieve r e a l - t i m e  e x e c u t i o n  o f  t h e  a l g o r i t h m .  
development o f  e f f i c i e n t  f l o a t i n g - p o i n t  coprocess ing  hardware,  i n  
t h e  I n t e l  8087, came the  c a p a b i l i t y  of  imp lement ing  r e a l - t i m e  
Thus most o f  t h e  A D I A  a l g o r i t h m  i n  f l o a t i n g - p o i n t  a r i t h m e t i c .  
r u n n i n g  on CPU 's  2 and 3 i s  programmed i n  f l o a t i n g - p o i n t  a r i t h m e t i c  and t h e  
a p p l i c a t i o n - o r i e n t e d  language FORTRAN. FORTRAN was chosen because t h e  A D I A  as 
developed was coded i n  FORTRAN. 
The advantages o f  u s i n g  f l o a t i n g - p o i n t  a r i t h m e t i c  and an a p p l i c a t i o n  
language such as FORTRAN r a t h e r  than programming i n  f i x e d - p o i n t  assembly 
language as was used f o r  t h e  MVC i n c l u d e  inc reased  so f tware  r e 1  i a b i  1 i t y  and 
reduced sof tware development and maintenance c o s t s .  The p r i m a r y  d isadvantage 
t o  u s i n g  an a p p l i c a t i o n  language i s  t h a t  i t  g e n e r a l l y  produces l e s s  e f f i c i e n t  
o b j e c t  code than t h e  e q u i v a l e n t  f u n c t i o n s  programmed i n  assembly language.  
E n t i r e l y  i n  FORTRAN and as o r i g i n a l l y  coded, t h e  A D I A  a l g o r i t h m  took o v e r  an 
o r d e r  o f  magnitude l o n g e r  than  the  r e q u i r e d  40 msec update i n t e r v a l .  To speed 
e x e c u t i o n ,  t a b l e  lookup r o u t i n e s , l S  which a re  w r i t t e n  t o  take  advantage o f  t h e  
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8087 a r c h i t e c t u r e  and a r e  executed f r e q u e n t l y  i n  the  A D I A  a l g o r i t h m ,  a re  
implemented i n  assembly language. 
no FORTRAN e q u i v a l e n t ,  a re  a l s o  implemented i n  assembly language. The 
schedules used t o  compute t h e  accommodation f i l t e r  basepo in ts  a re  i d e n t i c a l  
f u n c t i o n a l l y  t o  the  r e f e r e n c e  p o i n t  schedules i n  the  MVC, so t h e  MVC assembly 
language schedules w e r e  used t o  save a d d i t i o n a l  compute t i m e .  
remainder  o f  the a l g o r i t h m  t o  remain i n  FORTRAN, t he  source code has been 
o p t i m i z e d  t o  make i t  r u n  more e f f i c i e n t l y . l 6  A s  shown i n  F i g .  7 ,  t he  e n t i r e  
MVC-ADIA a l g o r i t h m  now executes i n  l e s s  t han  the  r e q u i r e d  40 m s e c .  
The hardware i n t e r f a c e  r o u t i n e s ,  wh ich  have 
To a l l o w  t h e  
Memory Requi rements 
The memory r e q u i r e d  for each o f  the  t h r e e  C P U ' s  i s  shown i n  F i g .  8 .  Each 
CPU has, i n  a d d i t i o n  t o  i t s  share o f  the  MVC-ADIA a l g o r i t h m ,  an e x e c u t i v e  
r o u t i n e  t h a t  ma in ta ins  c o r r e c t  r e a l - t i m e  o p e r a t i o n  o f  t h e  t o t a l  a l g o r i t h m .  The 
memory r e q u i r e d  f o r  t h e  a l g o r i t h m  and f o r  t h e  e x e c u t i v e  a re  shown f o r  each CPU. 
The memory r e q u i r e d  f o r  MINDS i s  shown f o r  CPU 1 .  
t h a t  w h i l e  the  engine was o p e r a t i n g  under research  c o n t r o l  (MVC-ADIA),  any 
even t  which compromised t h e  s a f e t y  o f  t h e  engine be d e t e c t e d  and an a p p r o p r i a t e  
a c t i o n  taken.  F a i l u r e  modes w i t h i n  t h e  c o n t r o l s  microcomputer  w e r e  i d e n t i f i e d  
and s a f e t y  procedures d e f i n e d  which avo ided compromising t h e  s a f e t y  o f  t h e  
eng ine .  
i s  shown. I n  a l l  cases t h e  code and the  cons tan ts  w e r e  about  7 5  p e r c e n t ,  and 
t h e  da ta  and the v a r i a b l e s  about  25 p e r c e n t ,  o f  t he  t o t a l  memory r e q u i r e d .  
F i g u r e  8 shows the  t o t a l  memory r e q u i r e d  f o r  a l l  execu t i ves  (16 .9  k b y t e s ) ,  t he  
t o t a l  a l g o r i t h m  (54  k b y t e s ) ,  MINDS ( 3 4 . 4  k b y t e s ) ,  and t h e  s a f e t y  so f tware  
(2 .5  kby tes )  f o r  a l l  t h r e e  C P U ' s  combined. 
3 2 - b i t  microprocessor  i s  capable o f  r e a l - t i m e  e x e c u t i o n  o f  t h e  MVC and A D I A  
a l g o r i t h m s  on a s i n g l e  CPU. Thus, F i g .  8 shows what the  t o t a l  memory r e q u i r e d  
f o r  the  MVC-ADIA imp lemen ta t i on  would be if i t  c o u l d  indeed be combined o n t o  a 
I t  was necessary  t o  ensure 
The memory r e q u i r e d  f o r  the  s a f e t y  sof tware,  which runs  o n l y  on CPU 1 
I t  i s  l i k e l y  t h a t  a s t a t e - o f - a r t  
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single CPU. This would eliminate some redundant code in the executives and in 
the algorithm which was replicated due to being distributed across multiple 
CPU's. As shown, about 5 kbytes of executive and 15 kbytes of algorithm are 
replicated in the multiple CPU implementation. Thus a single CPU 
implementation would take about 20 kbytes less memory. 
RESULTS AND DISCUSSION 
The real-time microcomputer implementation of the combined MVC-ADIA 
algorithm performed extremely well. 
were demonstrated at eleven different operating points which included subsonic 
and supersonic conditions and medium and high power operation of the engine. 
The minimum detectable failure magnitudes represent excellent algorithm 
performance and compare favorably to values predicted by simulation. 
Accommodation performance was excellent. Transient engine operation over the 
full power range with single sensors failed and accommodated was successfully 
demonstrated. Open loop engine operation (a1 1 feedback sensors fai 1 ed and 
accommodated) over at least 75 percent of the power range was also demonstrated 
at two different operating condi tions.8 
Sensor failure detection and accommodation 
There were several features of the implementation which are of particular 
interest and which demonstrate the feasibility of implementing the A D I A  
algorithm in a production engine control. The implementation uses almost 
entirely High Order Language (HOL) programming. All previous research control 
applications and most current engine controls use assembly language 
programming in order to attain real-time operation. 
reduces software costs both in the programming and maintenance of the software 
due to increased software reliability. The experience gained during the ADIA 
evaluation and demonstration supports this conclusion. The ADIA algorithm was 
evaluated with a real-time simulation of the F100 engine over a period of 
2 years. During that time there were a number of software changes made due to 
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Using an HOL greatly 
the evolution of the software from the initial evaluation version to the final 
demonstration version. Even with this extensive software experience base 
there were several latent faults in the software that emerged during the PSL 
demonstration. All of the faults were in the assembly language programs in 
the MVC running on CPU 1 .  This reinforces the commonly held belief that 
assembly language programming, although deemed necessary in some real-time 
applications, is a major contributor to software unreliability when compared 
to HOL's. Furthermore, these errors all had to do with scaled integer 
arithmetic. Using a HOL, then, should be accompanied by the use o f  floating 
point arithmetic. This is accommodated in hardware with most state-of-the-art 
microprocessors. 
Several comments are a 
implementation used for the 
processing, several factors 
off-the-shelf microprocesso 
control computers. Second, 
of the ADIA algorithm so as 
so in order about the parallel processing 
A D I A .  When the decision was made to use parallel 
were considered. First, it was important to use 
s to realistically emulate next generation engine 
it was desired to maintain the original structure 
to minimize the number of changes to the ADIA 
algorithm software. A s  mentioned earlier in this report, the ADIA algorithm 
required considerable code optimization in order to be implemented in 
real-time. However, the structure of the algorithm remained identical to the 
original version as delivered to NASA Lewis Research Center at the end of 
algorithm development. Alternatives to using parallel processors were 
considered. These included only updating the model matrices every several 
update intervals and freezing control outputs while isolating and accommodating 
failures. However, the use of the parallel processors allowed the algorithm 
to be used as originally formulated and allowed the algorithm to be fully 
updated each control update interval. Finally, the way the algorithm was 
partitioned onto multiple processors accentuated the simple interface between 
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t h e  MVC c o n t r o l  a l g o r i t h m  and t h e  A D I A  sensor f a i l u r e  l o g i c .  Th i s  i n  t u r n  
p o i n t s  o u t  t he  g e n e r i c  n a t u r e  o f  t h e  A D I A  a l g o r i t h m  
CONCLUDING REMARKS 
The use o f  p a r a l l e l  p rocesso rs  and h i g h  o r d e r  
n o t  o n l y  demonstrated t h e  use of these techno log ies  
anguage programming has 
f o r  s o p h i s t i c a t e d  c o n t r o l  
a p p l i c a t i o n s ,  b u t  has a l s o  a l l o w e d  t h e  research  imp lemen ta t i on  o f  a c o n t r o l  
a l g o r i t h m  and sensor f a i l u r e  a l g o r i t h m  i n  a c o s t  e f f e c t i v e  manner. 
Research r e s u l t s  o f  t h e  e v a l u a t i o n  and demons t ra t i on  o f  t h e  Advanced 
D e t e c t i o n ,  I s o l a t i o n ,  and Accommodation ( A D I A )  a l g o r i t h m  w i t h  a r e a l - t i m e  
h y b r i d  s i m u l a t i o n  and w i t h  an a c t u a l  F l O O  engine a re  g i v e n  i n  R e f s .  6 t o  8 .  
These r e s u l t s  i n c l u d e  s teady  s t a t e  and t r a n s i e n t  d a t a  f o r  t h e  F l O O  
M u l t i v a r i a b l e  C o n t r o l  combined w i t h  t h e  A O I A  a l g o r i t h m  f o r  t h e  no f a i l u r e  case 
and f o r  a v a r i e t y  o f  f a i l u r e  scenar ios .  These r e s u l t s  show t h a t  t h e  r e a l - t i m e  
imp lementa t ion  per formed v e r y  w e l l ,  and t h a t  t h e  per formance o f  t h e  a l g o r i t h m  
w i t h  t h e  a c t u a l  F l O O  eng ine  was a lmost  i d e n t i c a l  t o  t h a t  p r e d i c t e d  by t h e  
r e a l - t i m e  s i m u l a t i o n  e v a l u a t i o n .  The combina t ion  o f  t h e  f a c t  t h a t  t h e  A D I A  
per formed as p r e d i c t e d  and i n  a t i m e  f rame,  memory s i z e ,  and w i t h  hardware and 
so f tware  t h a t  r e a l i s t i c a l l y  emulates f u t u r e  eng ine  c o n t r o l  s y s t e m s  leads  t o  
t h e  c o n c l u s i o n  t h a t  the A D I A  a l g o r i t h m  not  on l y  works w e l l ,  b u t  i s  p r a c t i c a l  
and f e a s i b l e  f o r  eng ine  c o n t r o l  systems. 
A s  t u r b o f a n  engine c o n t r o l  s y s t e m  c o m p l e x i t y  con t inues  to  i n c r e a s e  t o  
p r o v i d e  improved per formance of eng ine  systems, t h e  s o f t w a r e  c o s t ,  a l r e a d y  a 
major  p a r t  o f  t h e  c o n t r o l  system c o s t s ,  w i l l  dominate t o t a l  system c o s t .  I t  
i s  t h e r e f o r e  i m p o r t a n t  t o  n o t e  t h a t  s o p h i s t i c a t e d  hardware, and more 
i m p o r t a n t l y  improved s o f t w a r e  e n g i n e e r i n g  techn iques ,  w i l l  be r e q u i r e d .  The 
anguage e x e c u t i v e  used for  the  A D I A  program shou ld  be r e p l a c e d  by a 
language r e a l - t i m e  e x e c u t i v e .  Th is  e x e c u t i v e  may make use of 
o p e r a t i n g  systems and/or  r e a l - t i m e  c o n s t r u c t s  found  i n  h i g h  l e v e l  
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as semb 1 y 
h i g h  l e v e  
r e a l - t i m e  
languages such as Ada. I n  a d d i t i o n ,  t h e  speed o f  computers has been 
i n c r e a s i n g  a t  a r a p i d  pace and i s  expec ted  t o  c o n t i n u e  t o  do so. There a r e  
now 3 2 - b i t  m ic rop rocesso rs  t h a t  c o u l d  p e r f o r m  t h e  e n t i r e  A D I A  a l g o r i t h m  on a 
s i n g l e  CPU r a t h e r  than on  t h r e e  C P U ' s .  T h i s  s i n g l e  CPU imp lemen ta t i on  would 
decrease t h e  hardware c o s t  o f  t h e  A D I A  i m p l e m e n t a t i o n  even f u r t h e r .  Combining 
advanced m ic rop rocesso rs  w i t h  s t r u c t u r e d  s o f t w a r e  d e s i g n  and imp lemen ta t i on  
techn iques  w i l l  enab le  t h e  use o f  a n a l y t i c a l  redundancy i n  f u t u r e ,  complex 
aerospace c o n t r o l  systems. 
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TABLE 1. - HARD DETECTION 
THRESHOLD MAGNITUDES 
Adjusted standard 
devi at ion 
Detection 
threshold 
ij:l FTI T 300 rpm 400 rpm 30 psi 
5 psi 
250 O R  
600 rpm 
800 rpm 
60 psi 
10 psi 
500 O R  
TABLE 2. - MSC 8186 FEATURES 
8 MHz 80186 microprocessor 
Eight general purpose 16-bit registers 
Four 16-bit segment registers 
Two 16-bit status and control registers 
Integrated peripherals including three timers, two DMA 
Signed, fixed-point arithmetic (add 1.25 p e c ,  
Eight deep 80-bit register stack 
Compatible with IEEE floating point standard 754 
Signed, floating point arithmetic (add 15.6 p e c ,  
controllers and a programmable interrupt controller 
multiply 4 . 5  psec, divide 7.6 psec) 
8 MHz 8087 numerics coprocessor 
multiply 21 psec, divide 28.7 p e c )  
128 kbytes of dual-ported, 150 nsec zero-wait-state dynamic RAM 
256 kbytes of EPROM 
Five total programmable timer/counters 
13 Levels of vectored interrupt control 
RS-232 compatible serial interface 
IEEE 796/Multibus compatible bus interface 
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Figure 1. - Test bed configuration. 
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Figure 2. - Control, interface, and monitoring unit 
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Figure 3. - ADlA block diagram. 
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